Skip to main content

SweRV Core

SweRV Core is an open-source family of RISC‑V-compatible processor cores (hardware IP) developed under CHIPS Alliance for embedded and SoC designs (processor IP).

  • 32‑bit RISC‑V-compatible Central Processing Unit (CPU) cores with hardware implementation Reinforcement Test Learning (RTL) (processor IP)
  • Support for RV32I base ISA with optional extensions as provided per core configuration (processor architecture)
  • Configurable microarchitectures targeting embedded, real-time, and controller-class workloads (embedded computing)
  • Integration collateral including testbenches and verification environments for core validation (hardware verification)
  • Open development under CHIPS Alliance governance with permissive licensing for integration into SoCs (open hardware ecosystem)

More About SweRV Core

SweRV Core is a family of open-source 32‑bit RISC‑V-compatible processor cores (processor IP) hosted by CHIPS Alliance and made available through the cores-swerv repository. The project targets embedded and controller-class system-on-chip (SoC) designs that require a synthesizable CPU core implemented in hardware description languages. It provides the register-transfer level (RTL) source code and related artifacts needed to instantiate a RISC‑V-compatible core in Application-Specific Integrated Circuit (ASIC) or Field Programmable Gate Array (FPGA) flows.

The cores implement the RISC‑V RV32I base integer instruction set with additional extensions as defined per core variant (processor architecture). This aligns SweRV Core with the open RISC‑V ISA ecosystem, allowing use of RISC‑V toolchains, compilers, debuggers, and operating environments that support the corresponding ISA profile. The project positions itself within the CPU IP and embedded processor category, enabling reuse in microcontrollers, control processors inside larger SoCs, and application-specific integrated circuits.

The repository provides synthesizable RTL source code (hardware design), typically in SystemVerilog or Verilog, along with configuration files that describe core parameters such as pipeline organization, cache structures, and supported instruction extensions. These elements enable hardware design teams to integrate SweRV Core into their own design flows, connect it to on-chip buses, and tailor it to area, performance, or power targets within the bounds of the published configurations.

In addition to the cores themselves, SweRV Core includes verification and test infrastructure (hardware verification). This commonly involves simulation testbenches, directed and random tests, compliance tests for the implemented RISC‑V ISA subset, and scripts for running verification suites. Such materials support enterprise and institutional users in validating that the integrated core behaves as specified when combined with their own SoC logic and memory subsystems.

Enterprises typically use SweRV Core within broader SoC projects that incorporate memory controllers, peripherals, interconnects, and custom accelerators (SoC design). Its RISC‑V compatibility allows integration with existing firmware stacks, bare-metal runtimes, and real-time operating systems that support the implemented ISA profile. Since the project is governed by CHIPS Alliance, it fits into an ecosystem of open-source hardware components, tools, and reference designs, which can simplify interoperability and reuse across multiple projects.

From a directory and taxonomy perspective, SweRV Core falls under open-source hardware IP, RISC‑V processor cores, and embedded CPU design. It is relevant to hardware architects, RTL designers, and verification engineers who need an open, synthesizable RISC‑V core for embedded, control, or real-time workloads, and who require associated verification collateral and documentation to integrate the core into enterprise-grade silicon development flows.